| .. |
|
.gitignore
|
PM_K-1 hardware: Stage 1 input receiver as SKiDL (code-defined schematic)
|
2026-05-30 19:43:07 -05:00 |
|
audio_chain.erc
|
PM_K-1 hardware: integrate audio chain into one netlist (dedup shared parts)
|
2026-05-30 20:41:39 -05:00 |
|
audio_chain.log
|
PM_K-1 hardware: integrate audio chain into one netlist (dedup shared parts)
|
2026-05-30 20:41:39 -05:00 |
|
audio_chain_sklib.py
|
PM_K-1 hardware: integrate audio chain into one netlist (dedup shared parts)
|
2026-05-30 20:41:39 -05:00 |
|
mcu_core.erc
|
PM_K-1 hardware: RP2350 core (MCU + flash + crystal + USB + boot/reset + SWD)
|
2026-05-30 21:56:12 -05:00 |
|
mcu_core.log
|
PM_K-1 hardware: RP2350 core (MCU + flash + crystal + USB + boot/reset + SWD)
|
2026-05-30 21:56:12 -05:00 |
|
mcu_core_sklib.py
|
PM_K-1 hardware: RP2350 core (MCU + flash + crystal + USB + boot/reset + SWD)
|
2026-05-30 21:56:12 -05:00 |
|
pm_k1_core.kicad_pro
|
PM_K-1 hardware: core-board design-of-record + KiCad scaffold
|
2026-05-30 11:42:45 -05:00 |
|
pm_k1_core.kicad_sch
|
PM_K-1 hardware: core-board design-of-record + KiCad scaffold
|
2026-05-30 11:42:45 -05:00 |
|
power_tree.erc
|
PM_K-1 hardware: power tree (USB 5V -> +/-18V switcher -> clean +/-15V LDOs + 3V3)
|
2026-05-30 20:53:44 -05:00 |
|
power_tree.log
|
PM_K-1 hardware: power tree (USB 5V -> +/-18V switcher -> clean +/-15V LDOs + 3V3)
|
2026-05-30 20:53:44 -05:00 |
|
power_tree_sklib.py
|
PM_K-1 hardware: power tree (USB 5V -> +/-18V switcher -> clean +/-15V LDOs + 3V3)
|
2026-05-30 20:53:44 -05:00 |
|
skidl.erc
|
PM_K-1 hardware: Stage 1 input receiver as SKiDL (code-defined schematic)
|
2026-05-30 19:43:07 -05:00 |
|
skidl.log
|
PM_K-1 hardware: Stage 1 input receiver as SKiDL (code-defined schematic)
|
2026-05-30 19:43:07 -05:00 |
|
skidl_REPL.erc
|
PM_K-1 hardware: Stage 1 audio (input receiver) sims + container libs
|
2026-05-30 19:27:25 -05:00 |
|
skidl_REPL.log
|
PM_K-1 hardware: Stage 1 audio (input receiver) sims + container libs
|
2026-05-30 19:27:25 -05:00 |
|
stage1_input.erc
|
PM_K-1 hardware: Stage 1 input receiver as SKiDL (code-defined schematic)
|
2026-05-30 19:43:07 -05:00 |
|
stage1_input.log
|
PM_K-1 hardware: verify THAT1240 against datasheet; fix pinout + part numbers
|
2026-05-30 19:48:41 -05:00 |
|
stage1_input_sklib.py
|
PM_K-1 hardware: verify THAT1240 against datasheet; fix pinout + part numbers
|
2026-05-30 19:48:41 -05:00 |
|
stage1b_select.erc
|
PM_K-1 hardware: Stage 1b -- Hi-Z instrument DI buffer + line/inst select relay
|
2026-05-30 19:56:55 -05:00 |
|
stage1b_select.log
|
PM_K-1 hardware: Stage 1b -- Hi-Z instrument DI buffer + line/inst select relay
|
2026-05-30 19:56:55 -05:00 |
|
stage1b_select_sklib.py
|
PM_K-1 hardware: Stage 1b -- Hi-Z instrument DI buffer + line/inst select relay
|
2026-05-30 19:56:55 -05:00 |
|
stage2_dac.erc
|
PM_K-1 hardware: resolve TQ2SA relay pinout; Stage 2 DAC + reconstruction filter
|
2026-05-30 20:06:26 -05:00 |
|
stage2_dac.log
|
PM_K-1 hardware: resolve TQ2SA relay pinout; Stage 2 DAC + reconstruction filter
|
2026-05-30 20:06:26 -05:00 |
|
stage2_dac_sklib.py
|
PM_K-1 hardware: resolve TQ2SA relay pinout; Stage 2 DAC + reconstruction filter
|
2026-05-30 20:06:26 -05:00 |
|
stage3_sum.erc
|
PM_K-1 hardware: Stage 3 -- summing node (selected input + click)
|
2026-05-30 20:15:17 -05:00 |
|
stage3_sum.log
|
PM_K-1 hardware: Stage 3 -- summing node (selected input + click)
|
2026-05-30 20:15:17 -05:00 |
|
stage3_sum_sklib.py
|
PM_K-1 hardware: Stage 3 -- summing node (selected input + click)
|
2026-05-30 20:15:17 -05:00 |
|
stage4_driver.erc
|
PM_K-1 hardware: Stage 4 -- balanced output driver (completes the audio chain)
|
2026-05-30 20:27:04 -05:00 |
|
stage4_driver.log
|
PM_K-1 hardware: Stage 4 -- balanced output driver (completes the audio chain)
|
2026-05-30 20:27:04 -05:00 |
|
stage4_driver_sklib.py
|
PM_K-1 hardware: Stage 4 -- balanced output driver (completes the audio chain)
|
2026-05-30 20:27:04 -05:00 |